



Purchase of Mitel Semiconductor I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in an I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

**HEADQUARTERS OPERATIONS**

**MITEL SEMICONDUCTOR**  
Cheney Manor, Swindon,  
Wiltshire SN2 2QW, United Kingdom.  
Tel: (01793) 518000  
Fax: (01793) 518411

**MITEL SEMICONDUCTOR**  
1500 Green Hills Road,  
Scotts Valley, California 95066-4922  
United States of America.  
Tel (408) 438 2900  
Fax: (408) 438 5576/6231

**Internet: <http://www.gpsemi.com>**

**CUSTOMER SERVICE CENTRES**

- **FRANCE & BENELUX** Les Ulis Cedex Tel: (1) 69 18 90 00 Fax : (1) 64 46 06 07
- **GERMANY** Munich Tel: (089) 419508-20 Fax : (089) 419508-55
- **ITALY** Milan Tel: (02) 6607151 Fax: (02) 66040993
- **JAPAN** Tokyo Tel: (03) 5276-5501 Fax: (03) 5276-5510
- **KOREA** Seoul Tel: (2) 5668141 Fax: (2) 5697933
- **NORTH AMERICA** Scotts Valley, USA Tel: (408) 438 2900 Fax: (408) 438 5576/6231
- **SOUTH EAST ASIA** Singapore Tel:(65) 3827708 Fax: (65) 3828872
- **SWEDEN** Stockholm Tel: 46 8 702 97 70 Fax: 46 8 640 47 36
- **TAIWAN, ROC** Taipei Tel: 886 2 25461260 Fax: 886 2 27190260
- **UK, EIRE, DENMARK, FINLAND & NORWAY**  
Swindon Tel: (01793) 726666 Fax : (01793) 518582

These are supported by Agents and Distributors in major countries world-wide.

© Mitel Corporation 1998 Publication No. AN168 Issue No. 2.4 June 1995

**TECHNICAL DOCUMENTATION – NOT FOR RESALE. PRINTED IN UNITED KINGDOM**

This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.

All brand names and product names used in this publication are trademarks, registered trademarks or trade names of their respective owners.





### APPENDIX 3 (2ND ORDER TYPE 2 SYSTEM)

#### System Transfer Characteristics

$$G(s) = \frac{PN}{M} \left[ \frac{1 + 2s}{s^2 + 2\zeta s + 1} \right]$$

Where:-

Normalised Laplace variable is

$$s = s/\omega_0$$

Natural Frequency is

$$\omega_0 = \sqrt{\frac{K_d K_o}{PN T_1}}$$

Damping Factor is

$$\zeta = \omega_0 T_2 / 2$$

$$T_1 = C_1$$

$$T_2 = \left[ \frac{1 + C_2}{C_1} \right] R_1 C_1$$

#### System Frequency Response (See Figure 11)

Amplitude

Phase

$$A(\omega) = \frac{\sqrt{1 + (2\zeta\omega)^2}}{\sqrt{(1-\omega^2)^2 + (\zeta\omega)^2}}, \quad \varnothing(\omega) = \text{atan}(2\zeta\omega) - \text{atan}\left(\frac{\zeta\omega}{1-\omega^2}\right)$$

#### Time Domain Response (See Figure 12)

$$\omega_{\text{out}}(t) = \omega_{\text{out}} \left[ 1 - \frac{e^{-\zeta\omega_n t}}{\sqrt{1-\zeta^2}} \left( \cos\sqrt{1-\zeta^2} \omega_n t - \frac{\zeta}{\sqrt{1-\zeta^2}} \sin\sqrt{1-\zeta^2} \omega_n t \right) \right]$$

$\omega_{\text{out}}(t)$  = output frequency at time t.

$\omega_{\text{out}}$  = output frequency step caused by reprogramming the divider

#### Settling Time

$$t_s = \frac{-\text{Ln} \left[ \frac{\omega_e}{\omega_{\text{out}}} \sqrt{1-\zeta^2} \right]}{\omega_n \zeta}$$

Where  $\omega_e = \omega_{\text{out}} - \omega_{\text{out}}(t_s)$  radians/sec

is the error in the output frequency at time  $t_s$  following a step adjustment of the output frequency of  $\omega$ .

#### Open Loop Gain

$$G_{\text{OL}}(s) = \frac{1 + 2\zeta s}{s^2}$$

#### Open Loop Frequency Responses

amplitude

$$A_{\text{OL}}(\omega) = \frac{\sqrt{1 + 2\zeta\omega^2}}{\omega^2} \quad \text{Where } \omega = \frac{\omega}{\omega_0}$$

phase

$$\varnothing_{\text{OL}}(\omega) = - \text{atan}(2\zeta\omega)$$

#### Phase Margin

$$\varnothing_1 = \text{atan}(2\zeta\omega)$$

where unity gain frequency  $\omega_1 = \sqrt{2\zeta^2 + \sqrt{4\zeta^4 + 1}}$

$$\therefore \zeta = \frac{\tan\varnothing_1}{2(1 + \tan\varnothing_1)}$$

**USE OF VARACTOR LINE DISABLE (OS BIT) IN TUNER ALIGNMENT**

In tuner manufacture, many of the wound components must be aligned to give the desired tilt factors, filter matching and correcting range for local oscillators and IF output.




Fig.16 Alignment of IF output

This is a time-consuming process and is usually carried out by tuning the synthesiser to a number of different channels and aligning to these points (shown ● on Fig.17).

Each time a new channel is selected, data must first be written to the synthesiser. In this example, 6 sets of data must be sent from the micro to the synthesiser.

However, if the varactor line disable bit OS is used, the varactor line voltage can be externally controlled. This allows the selected channels to be tuned without the use of a micro to address and program the device.

The varactor line disable facility is available on all Mitel I<sup>2</sup>C bus synthesisers and also on I<sup>2</sup>C bus compatible 3-wire synthesisers such as the SP5024 and SP5054. With the latter devices, the varactor drive is disabled by applying a negative voltage to the ENABLE pin (pin 10) and sourcing greater than 350µA from the device. using this method of tuning can result in appreciable saving of test time.




Fig.17 Varactor tuning curve




Fig.18 Application of external tuning voltage

**APPENDIX 1 (NOTATION)**

**Description of symbols used.**

- $\theta_{out}(s)$  = VCO output phase
- $\theta_{in}(s)$  = Reference oscillator phase
- $\omega_{out}(s)$  = VCO output frequency
- $\omega_{in}(s)$  = Reference oscillator frequency
- $K_o$  = VCO gain in rads/sec/volt
- $K_d$  = Phase detector gain =  $\frac{I_{cp}}{2}$  Amps/rad
- M = Reference divider ratio
- P = Prescaler divider ratio
- N = Programmable divider ratio
- $\omega_o$  = Natural frequency of 2nd order system in rads/sec
- $\zeta$  = Damping factor of 2nd order system
- S = Laplace frequency variable
- $\underline{S}$  =  $S/\omega_o$  = Normalised laplace frequency variable
- $\underline{\omega}$  =  $\omega/\omega_o$  = Normalised frequency

**APPENDIX 2 (SYSTEM EQUATIONS)**

**System Transfer Characteristics (See Figure 9)**

$$G(s) = \frac{\theta_{out}(s)}{\theta_{in}(s)} = \frac{\omega_{out}(s)}{\omega_{in}(s)} = \frac{K_o K_d(s)}{1 + K_o K_d(s) / PNs}$$

**Open Loop Gain**

$$G_{OL}(s) = K_o K_d F(s) / PNs$$

In practice, since the phase detector noise floor predominates, the reference oscillator noise may be ignored. If the phase detector noise floor is -130 dBc then the noise floor at the output is given by :-

$$\theta_{\text{out}} = -130\text{dBc} + 20 \log 65536 = -130 + 96.3 = -33.7\text{dBc}$$

#### Example (High Comparison Frequency Synthesiser)

The SP5058 has been designed to operate, with a high comparison frequency, typically 250 KHz. If an LO of 2.048 GHz is to be synthesised then :-

$$\text{PN} = \frac{2.048 \times 10^9}{250 \times 10^3} = 8192$$

If the phase detector noise floor is -140 dBc then the noise floor of the output is :-

$$\theta_{\text{out}} = -140\text{dBc} + 20 \log 8192 = -140 + 78.3 = -61.7\text{dBc}$$

High comparison frequency synthesisers are used in applications where the phase noise within the loop bandwidth is an important consideration such as scrambled satellite or cable systems using the double conversion principle. See Figure 15 (shown below).




Fig.15 Example of double conversion from VHF/UHF frequencies to TV IF

**PHASE NOISE CONSIDERATIONS**

**Noise Sources (See Figure 12)**

The noise present at the VCO output originates from three main sources.

- (a) Phase noise in the reference oscillator  $\theta_r$
- (b) Phase noise in the detector  $\theta_d$
- (c) Phase noise in the VCO  $\theta_o$ .

A small sinusoidal frequency modulation of the reference oscillator for example, with peak phase deviation of  $\theta_r$  radians and modulation frequency  $\omega_m$  would produce an output voltage of :-

$$V_r(t) = V \cos(\omega_r t + \theta_r \sin \omega_m t)$$

$$= V \cos(\omega_r t) - \frac{V\theta_r}{2} \cos[(\omega_r + \omega_m)t] - \frac{V\theta_r}{2} \cos[(\omega_r - \omega_m)t]$$

See Figure 13. Many such sidebands will be contributed by random noise modulation mechanisms in the reference oscillator such as thermal and schott noise.




Fig.12 System diagram including phase noise




Fig.13 Noise sidebands

**Noise at Synthesiser Output**

The analysis of the System block diagram shows that the output noise spectrum is determined by :-

$$\theta_{out}(\omega) = A(\omega) \theta_r(\omega) + MA(\omega) \theta_d(\omega) + \left[ \frac{1 - MA(\omega)}{PN} \right] \theta_o(\omega)$$

Where  $A(\omega)$  is the system frequency response, described in Appendix 3 (system transfer characteristics) and shown in Figure 10.




Fig.14 Output spectrum

**Noise inside the Loop Bandwidth**

The system frequency response inside the loop bandwidth is approximately given by :-

$$A(\omega) = \frac{PN}{M}$$

This is just a statement that the system output frequency is  $\frac{PN}{M}$  times bigger than the reference frequency. As a result the noise at the output is :-

$$\theta_{out}(\omega) = \frac{PN}{M} \theta_r(\omega) + PN \theta_d(\omega)$$

INBAND

Notice that the phase noise due to the phase detector is  $M$  times bigger than the phase noise from the reference oscillator. Thus the phase detector noise dominates. This noise appears as a plateau on the spectrum analyser display as shown in Figure 14. The inband VCO noise meanwhile has been suppressed by the loop filter. Thus the inband output noise is determined by the prescaler and programmable divider ratios and by the noise floor of the detector.

$$\theta_{outINBAND} = PN \theta_d(\omega)$$

**Noise outside the Loop Bandwidth**

The output noise outside the loop bandwidth is approximately given by :-

$$\theta_{outOUTBAND} = \theta_o(\omega)$$

This shows that any noise components due to the VCO having frequencies outside the loop bandwidth are not suppressed. Thus the phase noise outside of the loop bandwidth is determined largely by the performance of the VCO itself and no improvement of this can be gained by the use of the synthesiser. See Figure 14.

**Example (Low Comparison Frequency Synthesiser)**

A synthesiser such as the SP5510 operates with a comparison frequency of 7.8125 KHz. If an LO of 512 MHz is to be synthesised then :-

$$PN = \frac{512 \times 10^6}{7.8125 \times 10^3} = 65536$$

**Example (Selection of  $\omega_0$  and  $\zeta$ )**

Assume the reprogramming causes a frequency step of 512 MHz and we wish the VCO to settle to an accuracy of 5.12 Hz within 100 mS. If the phase margin is  $70^\circ$  then the values for  $\zeta$  and  $\omega_0$  are:-

$$\zeta = \frac{\tan \phi}{2(1 + \tan^2 \phi)} = \frac{\tan 70^\circ}{2(1 + \tan^2 70^\circ)} = 0.8$$

$$\omega_n = -\text{Ln} \left[ \frac{\omega_e}{\omega_{\text{out}}} \sqrt{1 - \zeta^2} \right] = -\text{Ln} \left[ \frac{5.12}{512 \times 10^6} \sqrt{1 - 0.8^2} \right]$$

$\zeta \text{ ts} \qquad \qquad \qquad 0.8 \times 0.1$

$$\therefore \omega_n = 237 \text{ rads/sec} = 37 \text{ Hz}$$

**Design Formulae**

Using the known values of  $\omega_0$  and  $\zeta$  we have :-

$$C_1 = \frac{KdK_o}{PN\omega_0^2}$$

$$R_2 = \frac{2\zeta}{\omega_0 C_1}$$

$$C_2 = C_1/5$$

**Example (Selections of  $C_1$ ,  $C_2$  and  $R_2$ )**

Suppose  $K_d = 150 \mu\text{A}/2 \mu\text{A}/\text{rad}$ ,  $K_o = 20 \text{ MHz}/\text{volt}$ ,  $P = 8$ ,  $N = 10,722$  whilst  $\omega_0 = 440 \text{ rads/sec}$  and  $\zeta = 0.87$ .

$$\therefore C_1 = \frac{150 \times 10^{-6} \times 20 \times 10^6 \times 2}{8 \times 10722 \times 440^2 \times 2} = 180.16 \text{ nF}$$

$$R_2 = \frac{2 \times 0.87}{440 \times 180.6 \times 10^{-9}} = 21.9 \text{ K}$$

$$C_2 = C_1/5 = 36.12 \text{ nF}$$

$$\omega_0 = 440 \text{ rads/sec} = 70 \text{ Hz}$$






Fig. 7 Phase detector current pulses




Fig. 8 (a) Phase detector and charge pump - third order type 2 loop




Fig. 8 (c) Exact equivalent of Fig. 8(a)  
(Practical alternative to Fig. 8(a))




Fig. 8 (b) Exact equivalent of Fig. 8(a)




Fig. 9 System block diagram




Fig. 11 Time domain response to step in frequency




Fig. 10 Frequency response of a high gain second order loop




Fig.6 Typical PC Synthesiser application

**VARACTOR LINE FILTERING**

Special care should be taken with the varactor line. A low pass filter may be placed in the varactor line to prevent ripple being fed along the line and mistuning the oscillator. A typical application is shown in Fig.4.




Fig.4 Varactor line filtering

The NPN transistor TR1, connected to the drive output, should be placed as close to the drive output pin as possible. The input to this transistor presents a very high impedance. Any length of track between the drive output of the synthesiser and the base of TR1 can act as an antenna which will feed unwanted signals into the transistor. To minimise this effect, a low value capacitor of, say 39pF may be connected between the base and collector of TR1 (as shown in Fig.5) without modifying the dominant loop characteristics.




Fig.5 Varactor drive transistor modification

It is important that no other RF signals which may be present in the tuner, for example IF outputs, are routed anywhere near the synthesiser as they can also couple into the device.

All of the above suggestions are made in an attempt to achieve the best possible phase noise and sideband performance for the synthesised oscillator. Whilst a good synthesiser application does not guarantee good phase noise performance, a bad synthesiser application will almost certainly limit the overall performance of the tuner and degrade phase noise compared to that of a free-running oscillator.

**CALCULATION OF LOOP COMPONENT VALUES**

**Applications Circuit (See Figure 6)**

A typical synthesiser application circuit is shown in Figure 6. The optional additional filtering (referred to by Note 1 on this diagram) rolls off at a frequency well above the main loop filter. Its main purpose is to reduce any noise picked up on the varactor control line. Consequently its effect is ignored in this analysis. The following is a summary of the derivation of the basic design equations used to calculate the loop filter components.

**Phase Detector Gain (See Figure 7)**

The phase detector outputs pulses of current  $I_{CP}$   $\mu A$  with a pulse frequency equal to the comparison frequency  $\frac{\omega_{in}}{M}$  and width proportional to the phase error. These pulses are averaged by the loop filter so that the phase detector gain is given by:-

$$Kd = \frac{I_{cp}}{2} \mu A/radiation \quad \dots(1)$$

**Loop filter analysis (See Figure 8)**

The loop filter converts the current pulses from the charge pump into a voltage proportional to the phase error. The filter recommended for normal applications is shown in fig 8(c). The transfer characteristic is :

$$F(S) = \frac{(1+s T_2)}{s T_1 (1+s T_3)} \quad \text{where } \begin{matrix} T_1 = C_1 \\ T_2 = (C_1+C_2) R_2 \\ T_3 = C_2, R_2 \end{matrix}$$

**Procedure for design of filter**

Fig.8b shows an exact equivalent of the filter in figure 8(a). It is not possible to implement this configuration since the only points which are accessible are the input and output of the op-amp, but it serves as a useful design model. If  $C_2$  and  $R_1$  are incorporated as a current "pulse integrator" into the phase detector then the remaining components consisting of the op-amp, resistor  $[1 + C_2/C_1] R_1$  and capacitor  $C_1$  can be regarded as the loop filter.

This procedure allows us to treat the filter as a 2nd order loop rather than the more complex 3rd order loop of figure 8(a). This loop will have a natural frequency of  $\omega_0$  and damping factor  $\zeta$  which we can select based on the application. The cut off frequency of the "pulse integrator" would normally be set to  $5\omega_0$  or more. By manipulation of the transfer function (see appendix) we can derive simple approximate design formulae for  $C_1$ ,  $R_2$  and  $C_2$ . These are:-

$$\begin{aligned} C_1 &= \frac{KdKo}{PN\omega_0^2} \\ C_2 &= C_1/5 \\ R_2 &= \frac{2\zeta}{\omega_0 C_1} \end{aligned}$$

**Choice of Natural Frequency and Damping Factor**

When the synthesiser is reprogrammed, the application will usually require the VCO to settle to the new frequency within a specified time to a specified accuracy. Appendix 3 (Time Domain Response) shows that the time domain response to a frequency step is an exponentially decaying sinusoid. From this the natural frequency  $\omega_0$  can be calculated if we specify the settling time  $t_s$  and the accuracy  $\omega_e / \omega$ , provided we already know the damping factor  $\zeta$ .

The damping factor must be chosen so that the system remains stable. For this the phase margin should be reasonably high say  $0, > 45^\circ$  or so. See Appendix 3 (Phase margin). The amount of 'overshoot' might also be used to estimate a value for  $\zeta$ . See Figure 11.

**EXTERNAL NOISE PROBLEMS**  
**I<sup>2</sup>C BUS RADIATION PROBLEMS**

The main problem when designing PCBs using any I<sup>2</sup>C device is that data and clock are always being transmitted and fed to the transceivers. This can lead to problems with radiation unless suitable precautions are taken.

Coupling from the SCL and SDA lines can often occur where these lines are long tracks leading to the synthesiser. The SCL and SDA lines pose particular problems as clock and

data are always present on the I<sup>2</sup>C databus, regardless of whether the synthesiser is being addressed or not. These can couple into the synthesiser through any of the pins; it is therefore important to ensure that all pins are decoupled where possible. Unused ports should be taken to ground. Small decoupling capacitors may be placed directly on the pin to cut radiation into ports.




Fig.1 Decoupling/grounding of used and unused ports

**I<sup>2</sup>C BUS LINE FILTERING**

I<sup>2</sup>C bus specifications permit a maximum of 400pF on the SDA and SCL lines. This figure refers to the maximum total capacitance present on the bus so therefore includes other devices. Most applications use a combination of 100pF decoupling capacitors on each line together with a series resistor of up to 100k, depending on the clock rate.




Fig.2 I<sup>2</sup>C bus line filtering

**SYNTHESISER DECOUPLING**

Supplies should be decoupled as close to the chip as possible. It is suggested that combination of 100pF and 100nF is used to give the best possible immunity against low and high frequency noise.

**Layout**

Care must be taken with layout to ensure that the supply rails are as short as possible and that no loops (either ground or supply) exist. If the layout permits, the V<sub>CC</sub> line should not be routed near the loop filter.

**Grounding**

The synthesiser should be taken to a clean ground separate from the track used to ground any of the oscillators. If possible, shielding should be introduced between the oscillators and the synthesiser to ensure that no spurious coupling occurs.




Fig.3 Layout and decoupling of synthesiser supply pins